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THz Identical resonant features
V V Popov,TV Teperik and Yu N Zayko from
Russian Academy of Sciences, S J Allen from
the Center for Terahertz Science & Tech
nology, UCSB and N J M Horing from
Stevens Institute of Technology, Hoboken,
NJ, US, have worked on refining the deter-
mination of the equilibrium density distri-
bution in a grid-gated double-quantum-well
FET, taking account of screening in the sys-
tem using the Poisson equation.
This calculation provides the requisite
input information needed for the analysis
of plasmon-mediated photoconductivity
resonances observed in the recent experi-
ments of Peralta et al. [Appl Phys Lett 2002;
81 :1627]. It shows that the heights of the
THz photoconductance peaks correlate
with resonant Thz plasmon absorbance.
Solid-State Electronics 49 ( 6) 1049-1051
(June 2005).
JTEs for high voltage 4H-SiC 
Atul Mahajan and B J Skromme of the
department of Electrical Engineering and
Center for Solid State Electronics Research,
Arizona State University,Tempe analysed
single- and double-zone junction termina-
tion extension structures for 4H-SiC Schot-
ky diodes using numerical simulations.
In the single-zone case, the effects of JTE
dose, depth, length, metal/JTE overlap
length, and surface or interface charge are
studied. In the double-zone case, the inner
and outer doses are systematically varied
over  80 possible combinations for each of
three sets of inner and outer zone widths.
The total JTE width is constrained to be
that necessary for optimum breakdown
voltage in the single-zone case. Results are
presented as contour plots of breakdown
voltage and maximum surface field as a
function of the two doses, with the loca-
tions of peak bulk and surface fields also
indicated at each point.
The resulting tolerance to variations in acti-
vated dose can then be visualised directly.
The physics underlying the shapes of the
contours is explained in detail.They show
that JTE behaviour is significantly different
for Schottky diodes compared to the better-
known case of p(i)n junction diodes.The
peak surface field is increased for Schottky
diodes when the single-zone dose is
reduced below its optimum value, opposite
to the behaviour of pn junctions. Moreover,
double-zone JTE is not effective in reducing
peak surface field for the Schottky case,
unlike pn junctions, although tolerance to
dose variations can be improved with two
zones.
The usual rule of thumb for double-zone
JTE design for pn junctions is not appropri-
ate for Schottky diodes, because of the field
crowding near the sharp metal edge.The
authors recommend an inner dose of 95-
105% of the ideal single-zone and an outer
dose of 70-80% of the single-zone value,
with a width ratio of 1:1 for the inner and
outer zones and a total width similar to the 
optimal value in a single-zone design. Solid-
State Electronics 49, (6) 945-955 (June ‘05).
4H-SiC MOS interface anneal
Keiko Fujihira et al of Advanced Techno-
logy R&D Center, Mitsubishi Electric Corp,
Hyogo, Japan point out that the reports
about nitridation process using N2O so far
has been mostly limited at above 1200oC
because 4H-SiC(0 0 0 1) is directly oxidised
in N2O at such high temperature.
In N2O anneal, the relation between oxida-
tion by O2 and nitridation by NO decom-
posed from N2O is considered important.
While the interface quality is improved by
nitridation, interface traps are generated by
oxidation during the N2O treatment.At the
anneal temperature below around 1200oC,
the oxidation rate is supposed to be rather
high compared to the nitridation rate and
the oxidation may deteriorate the nitrided
interface.
However, the details have not been clarified
and it is desirable to investigate the effects
of N2O anneal at below 1200°C. In view of
the anneal system, in addition, process
below the temperature is preferable since a
special anneal system such as a SiC tube,
instead of a quartz tube which is generally
used, is required at above 1200°C, where
impurity contamination from heater, reac-
tor and so on, might also occur at that high
temperature.
4H-SiC (0 0 0 1) MOSFET annealed in N2O
at below 1150°C is systematically investi-
gated. Inversion-type planar MOSFETs show
higher channel mobility and lower thresh-
old voltage by increasing anneal tempera-
ture.Through C-V measurement of n-type
MOS capacitors, the interface state density
is revealed to decrease at higher anneal
temperature.The field effect mobility of 30
cm2/Vs is achieved by 1150°C anneal for 3
hrs, which is about 10 times higher than
that of not annealed MOSFET. Epitaxial 
n-channel MOSFET annealed in N2O has
been also fabricated.A positive threshold
voltage of 0.46 V and the field effect mobili-
ty of 45 cm2/Vs are attained.The effective
mobility at 2.5 MV/cm is 34 cm2/Vs, which
is five times higher than that for not
annealed sample, suggesting that the N2O
anneal improves the MOS interface quality.
Solid-State Electronics 49 (6)  896-901
(June 2005).
A p-type group II-VI layer  
The invented method worked on by Nause
et al of Ceremet Inc, Georgia, was awarded
US patent 6887736. It overcomes disadvan-
tages noted with respect to previous tech-
niques for making p-type zinc oxide layers.
This method can be used to make relatively
high-quality LEDs, LDs, FETs, photodetec-
tors, and other  devices.
A p-type magnesium- cadmium- and/or zinc-
oxide-based II-VI group compound semicon-
ductor crystal layer method is deposited
over a substrate, by a MOCVD technique.
A reaction gas is applied to a surface of the
heated substrate ieither in  parellel or in an
oblique direction to the substrate.
The p-type MG Cd or ZnO -based II-VI group
compound semiconductor crystal layer is
grown on the heated substrate, while intro-
ducing a pressiure gas substantially in a
vertical direction toward the substrate to
press the reaction gas against the entire 
surface of the substrate.
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